The combined effects of N 2 -implantation at S/D extension and N 2 O oxide on 0.18 µm n-and p-Metal oxide field effect transistors (MOSFETs) were investigated. It is found that for n-channel transistors, V th roll-off and drain-induced barrier lowering (DIBL) are enhanced by nitrogen incorporation through either N 2 O oxide or N 2 -implantation. However, for p-channel transistors, opposite trends are observed for N 2 O oxide and N 2 -implantation. Finally, nitrogen incorporation by either method is found to improve the interface quality for nMOSFETs. While for p-channel transistors, best results are obtained by the combined effects of N 2 O oxide and N 2 -implantation.
Introduction
Recently nitrogen implantation received lots of attention in the fabrication of deep sub-micron devices. [1] [2] [3] Nitrogen was proposed to be co-implanted into BF + 2 -implanted p + -poly-Si gate to suppress the boron penetration, 1) or into the source-drain region to improve the junction leakage, 2) or into the channel region to improve the n-channel device performance. 3) Meanwhile, N 2 O oxide has also been proposed as a promising gate oxide material for deep sub-micron devices. 4, 5) Devices with N 2 O oxide were shown to exhibit better hot-carriers immunity, lower charge trapping, higher breakdown field, and better radiation hardness over the conventional O 2 oxide. It is also known that nitrogen can form complex with boron in the BF + 2 -implanted p + -poly-Si gate, resulting in the retardation of boron diffusion. 1) On the other hand, nitrogen implanted into the p-type silicon substrate reduces the activated boron concentration.
3) While for N 2 O oxide, it is known that some nitrogen is incorporated at the SiO 2 /Si interface and forms strong Si-N bonds. These strong Si-N bonds are more resistant to hot-carrier degradations over the Si-H and Si-OH bonds. In this paper, we report, for the first time, the combined effects of nitrogen implantation at S/D extension and N 2 O gate oxide on 0.18 µm n-and pchannel metal oxide field effect transistors (MOSFETs).
Experimental
Both n-and p-channel 0.18-µm MOS transistors were fabricated. After growing a 4 nm-thick gate oxide in either N 2 O or O 2 ambient at 900
• C for 40 minutes, an in situ phorsphousdoped n + -poly-Si and an undoped poly-Si layer, both with a thickness of 200 nm, was deposited on n-and p-channel MOSFETs, respectively. The incorporated nitrogen concentration for N 2 O processing is less than 1 at%. Poly-Si films were etched by an electron cyclotron resonance (ECR) etcher using HBr : O 2 (50 : 1) as etchants. Low-energy implantation of As + (10 keV, 4×10 14 /cm 2 ) and BF + 2 (10 keV, 1×10 15 /cm 2 ) was then employed to form the shallow S/D extension region for n-and p-MOSFETs, respectively. Some splits received an additional nitrogen implantation of 10 keV at a dosage of 5 × 10 13 /cm 2 and 1 × 10 14 /cm 2 for n-and p-MOSFETs, respectively, in order to study the effects of nitrogen implantation at the S/D extension on the transistor character- istics. A 150 nm-thick tetraethoxysilane (TEOS) layer was then deposited and reactive ion etching (RIE)-etched to form the sidewall spacer. Afterwards, As + (20 keV, 5 × 10 15 /cm 2 ) and BF + 2 (10 keV, 6 × 10 15 /cm 2 ) were implanted to form the S/D regions for n-and p-MOSFETs, respectively. Finally, wafers were annealed at 800
• C for 20 min and underwent a rapid thermal annealing (RTA) process at 1050
• C for 20 s for dopant activation.
Results and Discussion
V th roll-off characteristics for n-channel transistors are displayed in Fig. 1 . The split that received both N 2 O oxide and N 2 -implantation at S/D extension (i.e., N 2 O oxide + N 2 ) exhibits the largest, while the control split (i.e., O 2 oxide only) exhibits the smallest V th roll-off. This is due to the combined effects of interface nitrogen incorporation both at the active channel region and S/D extension region. It has been reported that, due to implant-induced defects at the sourcedrain region, enhanced boron diffusion from the sub-surface punch-through-stopper-implant region to the silicon surface occurs at regions close to the source-drain edge. This enhanced boron diffusion results in a net increase in surface boron concentration close to the source-drain edge, causing the so-called "reverse short-channel effect (RSCE)". 6) Since this defect-induced enhanced boron diffusion is suppressed by the nitrogen incorporation, 7) boron redistribution is suppressed. Consequently, the RSCE is minimized, and the transistors display an enhanced V th roll-off in return. This, together with the fact that the split which received O 2 oxide and N 2 -implantation at S/D extension (i.e., O 2 oxide + N 2 ) displays the second largest V th roll-off, suggests that nitrogen incorporation at the S/D extension is very effective in reducing the RSCE effect. This trend is consistent with recent results on MOSFETs fabricated with nitrogen implantation prior to growing the gate oxide, 8) and N 2 O nitrided gate oxide.
9) The drain induced barrier lowering (DIBL) effect is plotted in the insert of Fig. 1 . It can be seen that splits with N 2 -implantation show a larger DIBL than those without N 2 implantation as channel length is smaller than 0.25 µm, confirming again that nitrogen incorporation at the S/D extension is very effective in reducing the RSCE.
The results on the V th roll-off for pMOSFETs are shown in Fig. 2 . It is interesting to note that while splits with N 2 -implantation at S/D extension show a larger V th roll-off, splits with N 2 O oxide show instead a smaller V th roll-off. This interesting behavior (i.e., N 2 O oxide and N 2 -implantation at S/D extension do not result in similar V th roll-off trend, as in the case of n-channel transistors) can be explained by the boron penetration effects from the p + -poly-Si gate for pMOSFETs. Since N 2 O oxide is known to prevent boron penetration from p + -poly-Si gate into the active channel region, a higher n-type channel surface concentration can be preserved, compared to samples with O 2 oxide. Consequently, the V th roll-off is suppressed.
To evaluate the polysilicon depletion effect due to boron penetration from the BF and N 2 -implantation at the S/D extension has the lowest Gm degradation among the four splits used in this study. Figure 4 shows the transconductance (Gm) degradation of pMOSFET after 10000 s stressing at a drain bias of −3 V with the gate biased to yield the maximum gate current. It can be seen that while nitrogen implantation at the S/D extension alone worsens the hot-carrier degradations for samples with O 2 incorporation is also found to improve the interfacial quality in nMOSFETs. While for pMOSFETs, the combined effects of N 2 O oxide and N 2 -implantation result in the best performance in terms of reduced poly-depletion effects and better hot-carrier resistance.
Conclusion

